Phase multiplexer
AssigneeIntel Corporation
InventorsPaolo Madoglio, Stefano Pellerano
Life of this patent
Estimating the term…
Abstract
Representative implementations of devices and techniques provide a phase multiplexer that may be associated with at least a communication device. The described phase multiplexer may be able to switch between input phases without distorting a pulse width of a given input phase. In one implementation, this is achieved by enabling one phase at a time. More specifically, a gating window specific for each given phase is provided. The gating window is designed to avoid glitches associated with signals at an output of the phase multiplexer. Furthermore, the gating window is designed to avoid the generation of pulse width modifications.
Claims17
A digital to time converter, comprising:
- a processing element to provide a plurality of phase signals;
- a multiplexer circuit coupled to the processing element and including an input flip-flop element, the multiplexer circuit configured to receive the plurality of phase signals, to receive digital time information at the input flip-flop element, and to process a first signal of the plurality of phase signals during a first gating window and a second signal of the plurality of phase signals during a second gating window using one or more digital words provided by the input flip-flop element;
- wherein the first and second gating windows are unique from one another;
- and
- wherein an output of the multiplexer is configured to trigger the input flip-flop element.
A device, comprising:
- a multiplexer circuit to receive a plurality of phase signals, the multiplexer circuit including:
- a first plurality of circuit elements to process a first phase signal of the plurality of phase signals;
- a second plurality of circuit elements to process a second phase signal of the plurality of phase signals;
- and
- a flip-flop that is coupled to the first plurality of circuit elements and further coupled to the second plurality of circuit elements the flip-flop to provide a first digital word to the first product circuit elements and provide a second digital word to the second plurality of circuit elements;
- wherein the flip-flop is triggered by a frequency signal provided at an output of the multiplexer circuit.
Dependencies are inferred from the claim text.