Memory devices and control methods thereof
AssigneeVanguard International Semiconductor Corporation
InventorsJui-Lung Chen, Wei-Ting Chen, Yu-Hsi Ke
Life of this patent
Estimating the term…
Loading patent…
AssigneeVanguard International Semiconductor Corporation
InventorsJui-Lung Chen, Wei-Ting Chen, Yu-Hsi Ke
Estimating the term…
A memory device is provided. The memory device includes a memory device, a plurality of word lines and bit lines, first and second decoders, and a control circuit. The memory array includes memory cells on rows and columns. Each word line is coupled to the memory cells in one row. Each bit line is coupled to the memory cells in one column. The first decoder selects one word line according to an address signal and a first control signal. The control circuit respectively generates the first control signal and the second control signal according to a first clock signal and a second clock signal. In the period during which the first decoder selects the one word line, the second decoder selects at least two bit lines according to the address signal and a second control signal. The memory device performs a read/write operation on the selected bit lines.
A memory device comprising:
A control method for a memory device which comprises a memory array, a plurality of word lines coupled to the memory device, and a plurality of bit lines coupled to the memory device, the control method comprising:
Dependencies are inferred from the claim text.