Tier based layer promotion and demotion
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYen-Hung Lin, Chi Wei Hu, Yuan-Te Hou, Chung-Hsing Wang, Chin-Chou Liu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYen-Hung Lin, Chi Wei Hu, Yuan-Te Hou, Chung-Hsing Wang, Chin-Chou Liu
Estimating the term…
Among other things, one or more systems and techniques for tier based layer modification, such as promotion or demotion, for a design layout are provided herein. A metal scheme describes one or more metal layers of the design layout, which are grouped into a set of tiers based upon resistivity similarity between the metal layers. Wire segments of the design layout are evaluated for promotion to tiers providing improved performance, for demotion to tiers providing decreased performance so that relatively faster routing resources are freed up for other wire segments, or for modification such as widening of wire segments. Via count penalties corresponding to timing delays of additional vias used to reassign wire segments are taken into account during promotion. Routing resource gains associated with reassigning wire segments are taken into account during demotion. In this way, wire segments of the design layout are promoted, demoted, or modified.
A method for tier based layer modification for a design layout, comprising:
A system for tier based layer promotion for a design layout, comprising:
A non-transitory computer readable medium comprising instructions that when executed perform operations, comprising:
Dependencies are inferred from the claim text.