Systems and methods for calibrating a dual port phase locked loop
AssigneeFreescale Semiconductor, Inc.
InventorsKhurram Waheed, Chris N. Stoll
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsKhurram Waheed, Chris N. Stoll
Estimating the term…
The present disclosure provides for a phase-locked loop (PLL) that includes a high-port calibration control module configured to calibrate an input modulation value of a voltage-controlled oscillator (VCO) to a first modulation value that results in an output signal of the VCO having a positive frequency change from an initial output frequency, and capture a positive frequency value of the output signal after a first accumulation time period. The high-port calibration control module is also configured to calibrate the input modulation value of the VCO to a second modulation value that results in the output signal having a negative frequency change from the initial output frequency, capture a negative frequency value of the output signal after a second accumulation time period, and calculate a calibration scale factor based on a difference between the positive and negative frequency values.
A phase-locked loop (PLL) comprising:
A semiconductor device comprising:
A method for operating a phase-locked loop (PLL) comprising:
Dependencies are inferred from the claim text.