Low overhead hold-violation fixing solution using metal-programable cells
AssigneeQUALCOMM Incorporated
InventorsAnimesh Datta, Qi Ye, Chih-Lung Kao
Life of this patent
Estimating the term…
Abstract
Techniques for fixing hold violations using metal-programmable cells are described herein. In one embodiment, a system comprises a first flip-flop, a second flip-flop, and a data path between the first and second flip-flops. The system further comprises a metal-programmable cell connected to the data path, wherein the metal-programmable cell is programmed to implement at least one capacitor to add a capacitive load to the data path. The capacitive load adds delay to the data path that prevents a hold violation at one of the first and second flip-flops.
Claims13
A system, comprising:
- a first flip-flop;
- a second flip-flop;
- a data path between the first and second flip-flops;
- and
- a metal-programmable cell connected to the data path, wherein the metal-programmable cell is programmed to implement at least one capacitor to add a capacitive load to the data path, the metal-programmable cell comprising:
- a metal layer patterned to form a first metal plate and a second metal plate to implement the at least one capacitor;
- and
- a baseline structure below the metal layer, the baseline structure comprising:
- a first source/drain region;
- a second source/drain region;
- a channel region between the first and second source/drain regions;
- a gate above the channel region;
- and
- an oxide layer between the gate and the channel region.
A system, comprising:
- a first flip-flop;
- a second flip-flop;
- a data path between the first and second flip-flops;
- and
- a metal-programmable cell connected to the data path, wherein the metal-programmable cell is programmed to implement at least one capacitor to add a capacitive load to the data path, the metal-programmable cell comprising:
- a baseline structure;
- and
- a metal layer above the baseline structure, wherein the metal layer is patterned to form a first metal plate, a second metal plate and a third metal plate to implement the at least one capacitor, the first metal plate is connected to the data path, the second metal plate is connected to Vdd of a power supply, and the third metal plate is connected to Vss of the power supply.
A method for delaying a signal, the method comprising:
- sending the signal from a first flip-flop to a second flip-flop along a data path between the first and second flip-flops;
- and
- delaying the signal on the data path by a predetermined amount using a metal-programmable cell, wherein the metal-programmable cell is programmed to implement at least one capacitor, and the at least one capacitor adds a capacitive load to the data path that delays the signal by the predetermined amount, the metal-programmable cell comprising:
- a metal layer patterned to form a first metal plate and a second metal plate to implement the at least one capacitor;
- and
- a baseline structure below the metal layer, the baseline structure comprising:
- a first source/drain region;
- a second source/drain region;
- a channel region between the first and second source/drain regions;
- a gate above the channel region;
- and
- an oxide layer between the gate and the channel region.
An apparatus for delaying a signal, the apparatus comprising:
- means for sending the signal from a first flip-flop to a second flip-flop along a data path between the first and second flip-flops;
- and
- means for delaying the signal on the data path by a predetermined amount by adding a capacitive load to the data path that delays the signal by the predetermined amount, the means for delaying comprising:
- a metal layer patterned to form a first metal plate and a second metal plate to implement at least one capacitor;
- and
- a baseline structure below the metal layer, the baseline structure comprising:
- a first source/drain region;
- a second source/drain region;
- a channel region between the first and second source/drain regions;
- a gate above the channel region;
- and
- an oxide layer between the gate and the channel region.
Dependencies are inferred from the claim text.