Back to results
US 9,041,057 B2Granted
Field effect transistor device with shaped conduction channel
AssigneeInternational Business Machines Corporation
InventorsDechao Guo, Shu-Jen Han, Chung-Hsun Lin
Life of this patent
Estimating the term…
Abstract
A field effect transistor device includes a substrate, a silicon germanium (SiGe) layer disposed on the substrate, gate dielectric layer lining a surface of a cavity defined by the substrate and the silicon germanium layer, a metallic gate material on the gate dielectric layer, the metallic gate material filling the cavity, a source region, and a drain region.
Claims6
A field effect transistor device comprising:
- a substrate;
- a silicon germanium (SiGe) layer disposed on the substrate;
- a gate dielectric layer lining a surface of a cavity defined by the substrate and the silicon germanium layer;
- a metallic gate material on the gate dielectric layer, the metallic gate material filling the cavity;
- ion doped regions disposed in an upper surface of the SiGe layer;
- a silicon layer disposed on the ion doped regions of the SiGe layer;
- spacers disposed on the ion doped regions of the SiGe layer, the spacers having an outside surface abutting the silicon layer, the spacers further defining the cavity, and the gate dielectric layer lining an entire inside surface of the spacers;
- a source region;
- and
- a drain region, wherein the source and drain regions comprise both the silicon layer and the ion doped regions such that a channel length, L, is defined by a distance L=(2*L1+L2), wherein L1 is a distance between the ion doped regions and the substrate, and L2 is a distance comprising a width of the metallic gate material and the gate dielectric layer.
7 more elements
A field effect transistor device comprising:
- a substrate;
- a silicon germanium (SiGe) layer disposed on the substrate;
- a gate dielectric layer lining a surface of a cavity defined by the substrate and the silicon germanium layer, a bottom surface of the gate dielectric layer being coplanar with a top surface of the substrate;
- a metallic gate material on the gate dielectric layer, the metallic gate material filling the cavity;
- ion doped regions disposed in an upper surface of the SiGe layer;
- a silicon layer disposed on the ion doped regions of the SiGe layer;
- spacers disposed on the ion doped regions of the SiGe layer, the spacers having an outside surface abutting the silicon layer, the spacers further defining the cavity, and the gate dielectric layer lining an entire inside surface of the spacers;
- a source region;
- and
- a drain region, wherein the source and drain regions comprise both the silicon layer and the ion doped regions such that a channel length, L, is defined by a distance L=(2*L1+L2), wherein L1 is a distance between the ion doped regions and the substrate, and L2 is a distance comprising a width of the metallic gate material and the gate dielectric layer;
- and
- wherein the SiGe layer includes a graduated proportion of germanium (Ge) to silicon (Si) such that a proportion of Ge to Si in a region of the SiGe layer adjacent to the substrate is lower than a proportion of Ge to Si in a region of the SiGe layer proximate to the source and drain regions.
9 more elements
Dependencies are inferred from the claim text.