Method for planarizing semiconductor devices
AssigneeUnited Microelectronics Corp.
InventorsYi-Ching Wu, Tzu-Hung Yang, Chih-Chung Wu
Life of this patent
Estimating the term…
Loading patent…
AssigneeUnited Microelectronics Corp.
InventorsYi-Ching Wu, Tzu-Hung Yang, Chih-Chung Wu
Estimating the term…
A method for planarizing semiconductor devices, wherein the method comprises steps as follows: At least one patterned metal layer is formed on a substrate. A material layer having a first area and a second area is provided on the patterned metal layer and the substrate, in which there is a step height existing between the first area and the second area. A first polishing process having a first selection ratio of relative speeds for removing the material layer at the first area to that at the second area is then performed on the material layer. Subsequently, a second polishing process having a second selection ratio of relative speeds for removing the material layer at the first area to that at the second area is performed on the material layer, and the second selection ratio is greater than the first selection ratio.
A method for planarizing semiconductor devices comprising:
Dependencies are inferred from the claim text.