Method and system for calibrating exposure system for manufacturing of integrated circuits
AssigneeSemiconductor Manufacturing International (Shanghai) Corporation
InventorsJiunhau Fu, Cher Huan Tan
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Manufacturing International (Shanghai) Corporation
InventorsJiunhau Fu, Cher Huan Tan
Estimating the term…
Method and system for calibrating exposure system for manufacturing of integrated circuits. According to an embodiment, the present invention provides a method for determining one or more focus parameters for an exposure system. As an example, the exposure system is used for forming patterns on semiconductor wafer. The method includes a step for providing a semiconductor wafer. The semiconductor wafer is characterized by a diameter. The method also includes a step for forming a plurality of patterns using the exposure system on the semiconductor wafer. As an example, each of the plurality of patterns being associated with a focus reference value (e.g., focus distance, focus angle, etc.). The method additionally includes a step for determining a plurality of shift profiles, and each of the shift profile is associated one of the plurality of patterns.
A method for determining one or more focus parameters for an exposure system, the exposure system being used in photolithographic processes in manufacturing integrated circuits, the method comprising:
Dependencies are inferred from the claim text.