Semiconductor memory device
AssigneeKabushiki Kaisha Toshiba
InventorsShigehiro Asano, Kenichiro Yoshii, Kazuhiro Fukutomi, Shinichi Kanno
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsShigehiro Asano, Kenichiro Yoshii, Kazuhiro Fukutomi, Shinichi Kanno
Estimating the term…
According to one embodiment, a semiconductor memory device includes semiconductor memory chips in which data requested to be written. The data has one or more pieces of first data in a predetermined unit. The device includes a write controller that writes the first data and redundancy information calculated by using a predetermined number of pieces of the first data and used for correcting an error in the predetermined number of pieces of the first data into different semiconductor memory chips; and a storage unit that stores identification information and region specifying information so as to be associated with each other. The identification information associates the first data and the redundancy information, and the region specifying information specifies a plurality of storage regions in the semiconductor memory chips to which the pieces of the first data and the redundancy information associated with each other are written.
A controller that writes data into a plurality of semiconductor memory chips,
A controlling method for writing data into a plurality of semiconductor memory chips, the data having a plurality of pieces of first data in a predetermined unit,
Dependencies are inferred from the claim text.