Phase interpolator and method of phase interpolation with reduced phase error
AssigneeMegaChips Corporation
InventorNobuhiro Yanagisawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeMegaChips Corporation
InventorNobuhiro Yanagisawa
Estimating the term…
An exemplary phase interpolator includes a first to a fourth differential pair. Each of the differential pairs includes a first and a second transistor and a stabilizing capacitor connected between a source coupled node and a reference voltage. The phase interpolator also includes a plurality of current sources and a group of switches to switch connections between the source coupled nodes of the differential pairs and the current sources so that (i) a first operating current is supplied to a first selected one of the first and second differential pairs and (ii) a second operating current is supplied to a second selected one of the third and fourth differential pairs. Drains of the first transistors in the differential pairs are commonly connected and drains of the second transistors in the differential pairs are commonly connected to form a first and a second output node so that a differential output signal is output.
A phase interpolator, comprising:
A method of phase interpolation comprising:
Dependencies are inferred from the claim text.