Single-trigger low-energy flip-flop circuit
AssigneeNVIDIA Corporation
InventorsJonah M. Alben, William J. Dally
Life of this patent
Estimating the term…
Loading patent…
AssigneeNVIDIA Corporation
InventorsJonah M. Alben, William J. Dally
Estimating the term…
One embodiment of the present invention sets forth a technique for capturing and storing a level of an input signal using a single-trigger low-energy flip-flop circuit that is fully-static and insensitive to fabrication process variations, The single-trigger low-energy flip-flop circuit presents only three transistor gate loads to the clock signal and none of the internal nodes toggle when the input signal remains constant, The output signal Q is set or reset at the rising clock edge using a single- trigger sub-circuit. A set or reset may be armed while the clock signal is low, and the set or reset is triggered at the rising edge of the clock.
A single-trigger low-energy flip-flop circuit, comprising:
A single-trigger low-energy flip-flop circuit, comprising:
Dependencies are inferred from the claim text.