Method for indexing dies comprising integrated circuits
AssigneeSTMicroelectronics S.r.l.
InventorsDaniele Alfredo Brambilla, Fausto Redigolo
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsDaniele Alfredo Brambilla, Fausto Redigolo
Estimating the term…
Indexing a plurality of die obtainable from a material wafer comprising a plurality of stacked material layers. Each die is obtained in a respective position of the wafer. A manufacturing stage comprises at least two steps for treating a respective superficial portion of the material wafer that corresponds to a subset of said plurality of dies using the at least one lithographic mask through the exposition to the proper radiation in temporal succession. The method may include providing a die index on each die which is indicative of the position of the respective die by forming an external index indicative of the position of the superficial portion of the material wafer corresponding to the subset of the plurality of dies including said die and may comprise a plurality of electronic components electrically coupled to each other by means of a respective common control line.
A semiconductor die, comprising:
An integrated circuit, comprising:
A system, comprising:
A semiconductor die, comprising:
A semiconductor die, comprising:
Dependencies are inferred from the claim text.