Method of manufacturing high-capacity semiconductor package
AssigneeSTS Semiconductor & Telecommunications Co., Ltd.
InventorJung Hwan Chun
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTS Semiconductor & Telecommunications Co., Ltd.
InventorJung Hwan Chun
Estimating the term…
A method of manufacturing a high-capacity semiconductor package includes preparing a leadframe not comprising a chip mount area and comprising only a lead on a tape; attaching an interposer on a center area of the leadframe; stacking semiconductor chips stepwise on a first surface of the interposer; performing a first wire bonding process so as to connect the semiconductor chips, the lead, and the interposer; performing a first molding process so as to encapsulate a top surface of the leadframe, the semiconductor chips, and wires; detaching a tape from the leadframe and turning the leadframe on which the first molding process has been performed upside down; stacking semiconductor chips on a second surface of the interposer; performing a second wire bonding process so as to connect the semiconductor chips, the lead, and the interposer; and performing a second molding process so as to encapsulate a bottom surface of the leadframe, the semiconductor chips, and wires.
A method of manufacturing a stack-type high-capacity semiconductor package, the method comprising:
Dependencies are inferred from the claim text.