Method for forming interconnection pattern and semiconductor device
AssigneeKabushiki Kaisha Toshiba
InventorsYasuhito Yoshimizu, Satoshi Wakatsuki, Hisashi Okuchi, Atsuko Sakata, Hiroshi Tomita
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsYasuhito Yoshimizu, Satoshi Wakatsuki, Hisashi Okuchi, Atsuko Sakata, Hiroshi Tomita
Estimating the term…
According to one embodiment, a method for forming an interconnection pattern includes forming an insulating pattern, forming a self-assembled film, and forming a conductive layer. The insulating pattern has a side surface on a major surface of a matrix. The self-assembled film has an affinity with a material of the insulating pattern on the side surface of the insulating pattern. The forming the conductive layer includes depositing a conductive material on a side surface of the self-assembled film.
A method for forming an interconnection pattern comprising:
A semiconductor device comprising:
Dependencies are inferred from the claim text.