Offset screen for shallow source/drain extension implants, and processes and integrated circuits
AssigneeTexas Instruments Incorporated
InventorAmitabh Jain
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorAmitabh Jain
Estimating the term…
A process of integrated circuit manufacturing includes providing (32, 33) a spacer on a gate stack to provide a horizontal offset over the channel region for otherwise-direct application (34) of a PLDD implant dose in semiconductor, additionally depositing (35) a seal substance to provide a screen thickness vertically while thereby augmenting the spacer on the gate stack to provide an increased offset horizontally from the gate stack and form a horizontal screen free of etch, and subsequently providing (36) an NLDD implant dose for NLDD formation. Various integrated circuit structures, devices, and other processes of manufacture, and processes of testing are also disclosed.
A process of integrated circuit manufacturing comprising:
Dependencies are inferred from the claim text.