Layout method, layout system, and non-transitory computer readable medium storing layout program of semiconductor integrated circuit
AssigneeRenesas Electronics Corporation
InventorKazuyuki Irie
Life of this patent
Estimating the term…
Loading patent…
AssigneeRenesas Electronics Corporation
InventorKazuyuki Irie
Estimating the term…
A layout method of a semiconductor integrated circuit according to the present invention includes selecting M (M is an integer of two or larger and N or smaller) pieces of sequential circuits from N (N is an integer of three or larger) pieces of sequential circuits mounted on the semiconductor integrated circuit, a clock being distributed to the N pieces of sequential circuits from the same clock route; and replacing the M pieces of sequential circuits that are selected with one multi-data input/output sequential circuit including M pieces of input terminals and output terminals and one clock terminal that receives the clock distributed from the clock route.
A layout method of a semiconductor integrated circuit, comprising:
A layout system of a semiconductor integrated circuit using a computer, the computer comprising:
A non-transitory computer readable medium storing a layout program of a semiconductor integrated circuit that makes a computer execute processing including:
Dependencies are inferred from the claim text.