Back to results
US 8,751,886 B2Granted
Enable gating select signal to P1500 IR and DR gating
AssigneeTexas Instruments Incorporated
InventorLee D. Whetsel
Life of this patent
Estimating the term…
Abstract
A test architecture accesses IP core test wrappers within an IC using a Link Instruction Register (LIR). An IEEE P1500 standard is in development for providing test access to these individual cores via a test structure called a wrapper. The wrapper resides at the boundary of the core and provides a way to test the core and the interconnections between cores. The test architecture enables each of the plural wrappers in the IC, including wrappers in cores embedded within other cores, with separate enable signals.
Claims1
An integrated circuit comprising:
- A. a clock lead, a shift lead, a capture lead, an update lead, a select lead, a serial data in lead, and a serial data out lead;
- B. an instruction register coupled to the clock lead, the shift lead, the capture lead, the update lead, the serial data in lead, and the serial data out lead, and having control outputs;
- C. an internal scan register coupled to the clock lead, the shift lead, the capture lead, the update lead, the serial data in lead, and the serial data out lead, and having a control input coupled to a control output of the instruction register;
- D. a boundary scan register coupled to the clock lead, the shift lead, the capture lead, the update lead, the serial data in lead, and the serial data out lead, and having a control input coupled to a control output of the instruction register;
- E. a bypass register coupled to the clock lead, the shift lead, the capture lead, the update lead, the serial data in lead, and the serial data out lead, and having a control input coupled to a control output of the instruction register;
- F. first multiplexer circuitry coupled between the internal scan register, the boundary scan register, and the bypass register and the serial data out lead;
- G. second multiplexer circuitry connected between the first multiplexer circuitry and the serial data out lead;
- H. first gating coupled to the select lead and coupling the clock lead, the shift lead, the capture lead, and the update lead, to the instruction register, the internal scan register, the boundary scan register, and the bypass register;
- I. an enable lead;
- and
- J. second gating connected to the enable lead and the select lead and coupling the select lead to the first gating.
8 more elements
Dependencies are inferred from the claim text.