Selecting an IC core tap linking module for scanning data
AssigneeTexas Instruments Incorporated
InventorLee D. Whetsel
Life of this patent
Estimating the term…
Abstract
An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE standard 1149.1. Access to and control of these ports is though a test linking module. The test access ports on an integrated circuit can be arranged in a hierarchy with one test linking module controlling access to plural secondary test linking modules and test access ports. Each secondary test linking module in turn can also control access to tertiary test linking modules and test access ports. The test linking modules can also be used for emulation.
Claims3
A process of accessing an integrated circuit core test access port comprising:
- A. powering up an integrated circuit to enable a test access port of the integrated circuit to scan data;
- B. scanning instruction data from a test data in lead to an instruction register of the integrated circuit test access port;
- C. selecting a hierarchical tap linking module of the integrated circuit for scanning data in response to the instruction data scanned into the instruction register of the integrated circuit test access port;
- D. scanning instruction data from the test data in lead to an instruction register of the hierarchical tap linking module of the integrated circuit;
- E. enabling the core test access port for scanning data in response to the instruction data scanned into the instruction register of the hierarchical tap linking module of the integrated circuit;
- and
- F. scanning instruction data from the test data in lead to an instruction register of the core test access port.
Dependencies are inferred from the claim text.