Scheduling in a multicore architecture
AssigneesSynopsys, Inc., Fujitsu Semiconductor Limited
InventorMark David Lippett
Life of this patent
Estimating the term…
Abstract
This invention relates to scheduling threads in a multicore processor. Executable transactions may be scheduled using at least one distribution queue, which lists executable transactions in order of eligibility for execution, and multilevel scheduler which comprises a plurality of linked individual executable transaction schedulers. Each of these includes a scheduling algorithm for determining the most eligible executable transaction for execution. The most eligible executable transaction is outputted from the multilevel scheduler to the at least one distribution queue.
Claims17
A method of scheduling executable transactions in a multicore processor comprising a plurality of processor elements, wherein at least one processor element comprises reconfigurable logic, the method comprising:
- providing a plurality of executable transaction schedulers, each executable transaction scheduler comprising a scheduling algorithm for determining a most eligible executable transaction for execution from a number of candidate executable transactions;
- linking the executable transaction schedulers together to form a multilevel scheduler;
- providing a configuration queue of executable transactions for a first configuration of the reconfigurable logic, the executable transactions allocated to and ready for execution by the reconfigurable logic;
- outputting a most eligible executable transaction from the multilevel scheduler to the configuration queue;
- outputting the most eligible executable transaction from the configuration queue to the reconfigurable processor element for execution when the reconfigurable logic is configured according to the first configuration;
- and
- reconfiguring the reconfigurable logic according to a second configuration when a pre-determined threshold is reached.
A non-transitory computer-readable storage medium comprising computer-executable instructions for scheduling executable transactions in a multicore processor comprising a plurality of processor elements, wherein at least one processor element comprises reconfigurable logic, the instructions, when executed, configured to:
- provide a plurality of executable transaction schedulers, each executable transaction scheduler comprising a scheduling algorithm for determining a most eligible executable transaction for execution from a number of candidate executable transactions;
- link the executable transaction schedulers together to form a multilevel scheduler;
- provide a configuration queue of executable transactions for a first configuration of the reconfigurable logic, the executable transactions allocated to and ready for execution by the reconfigurable logic;
- output a most eligible executable transaction from the multilevel scheduler to the configuration queue;
- output the most eligible executable transaction from the configuration queue to the reconfigurable processor element for execution when the reconfigurable logic is configured according to the first configuration;
- and
- reconfigure the reconfigurable logic according to a second configuration when a pre-determined threshold is reached.
A multicore processor system comprising:
- a multicore processor comprising a plurality of processor elements, where at least one processor element comprises reconfigurable logic;
- a plurality of executable transaction schedulers, each executable transaction scheduler comprising a scheduling algorithm for determining a most eligible executable transaction for execution from a number of candidate executable transactions, the plurality of executable transaction schedulers linked together to form a multilevel scheduler, the multilevel scheduler configured to output a most eligible executable transaction;
- a configuration queue of executable transactions for a first configuration of the reconfigurable logic, the executable transactions allocated to and ready for execution by the reconfigurable logic, the configuration queue configured to receive the most eligible executable transaction and to output the most eligible executable transaction to the reconfigurable processor element for execution when the reconfigurable logic is configured according to the first configuration;
- and
- a controller configured to reconfigure the reconfigurable logic according to a second configuration when a pre-determined threshold is reached.
Dependencies are inferred from the claim text.