Computationally-networked unified data bus
OwnerMoon J. Kiminventor
Life of this patent
Estimating the term…
Loading patent…
OwnerMoon J. Kiminventor
Estimating the term…
Embodiments of the present invention provide a computationally-networked unified data bus for a multi-processing domain architecture. Specifically, in a typical embodiment, a unified data bus is provided. A first data bus adapter (e.g., a node) is coupled to the unified data bus (e.g., a link), and a first processing domain is coupled to the first data bus adapter. In general, the first data bus adapter encapsulates, translates, and interprets data communicated between the unified data bus and the first processing domain. In addition, a second data bus adapter (e.g., a node) is coupled to the unified data bus and a second processing domain is coupled to the second data bus adapter. Similar to the first data bus adapter, the second data bus adapter encapsulates, translates, and interprets data communicated between the unified data bus and the second processing domain. Under these embodiments, the first processing domain and the second processing domain can each comprise at least one element selected from a group consisting of: memory input/outputs (I/Os), cache, heterogeneous data buses, and processors. Moreover, the first processing domain and the second processing domain can be selected from a group consisting of a heterogeneous processing domain and a hybrid processing domain.
A computationally-networked unified data bus for a multi-core architecture, comprising:
A computationally-networked unified data bus for a multi-processing domain architecture, comprising:
A method for producing a computationally-networked unified data bus for a multi-processing domain architecture, comprising:
Dependencies are inferred from the claim text.