Manufacturing method of semiconductor apparatus and semiconductor apparatus
AssigneeKabushiki Kaisha Toshiba
InventorsTatsuo Migita, Hirokazu Ezawa, Tadashi Iijima, Takashi Togasaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTatsuo Migita, Hirokazu Ezawa, Tadashi Iijima, Takashi Togasaki
Estimating the term…
A first conducting layer is formed on a side of a main surface on which an electrode terminal of a semiconductor device is provided in a semiconductor substrate. The first conducting layer is electrically connected to the electrode terminal of the semiconductor device. A mask layer that has an opening at a predetermined position is formed on the first conducting layer. A second conducting layer is formed inside the opening of the mask layer. The mask layer is removed. A relocation wiring that includes the first conducting layer and electrically draws out the electrode terminal is formed by performing anisotropic etching for the first conducting layer using the second conducting layer as a mask. Finally, a bump is formed on the relocation wiring by causing the second conducting layer to reflow.
A manufacturing method of a semiconductor apparatus comprising:
Dependencies are inferred from the claim text.