Manufacturing method of semiconductor device comprising silicide layer with varied thickness
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsHiromichi Godo, Hajime Tokunaga
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsHiromichi Godo, Hajime Tokunaga
Estimating the term…
It is an object of the present invention to obtain a transistor with a high ON current including a silicide layer without increasing the number of steps. A semiconductor device comprising the transistor includes a first region in which a thickness is increased from an edge on a channel formation region side and a second region in which a thickness is more uniform than that of the first region. The first and second region are separated by a line which is perpendicular to a horizontal line and passes through a point where a line, which passes through the edge of the silicide layer and forms an angle θ (0°<θ<45°) with the horizontal line, intersects with an interface between the silicide layer and an impurity region, and the thickness of the second region to a thickness of a silicon film is 0.6 or more.
A manufacturing method of a semiconductor device, comprising the steps of:
A manufacturing method of a semiconductor device, comprising the steps of:
A manufacturing method of a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.