Maintaining processor resources during architectural events
AssigneeIntel Corporation
InventorsJason W. Brandt, Sanjoy K. Mondal, Richard Uhlig, Gilbert Neiger, Robert T. George
Life of this patent
Estimating the term…
Abstract
In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In such manner, overhead associated with such a context switch may be reduced.
Claims15
A processor comprising:
- a control register to store a page directory base address corresponding to an address space;
- a translation lookaside buffer having entries including an address space identifier field;
- and
- execution logic to determine whether the address space exists in a list of active address spaces in response to a move to control register instruction, and to switch between address spaces without flushing the translation lookaside buffer in response to a determination that the address space is present in the list of active address spaces.
A method comprising:
- storing, in a control register, a page directory base address corresponding to an address space;
- storing, in a translation lookaside buffer, an address space identifier;
- determining whether the address space exists in a list of active address spaces in response to a move to control register instruction;
- and
- executing the move to control register instruction to switch between address spaces without flushing the translation lookaside buffer in response to a determination that the address space is present in the list of active address spaces.
A processor to execute a virtual machine monitor, the virtual machine monitor to present one or more virtual machines to guest software, the processor comprising:
- a control register to store a page directory base address corresponding to an address space;
- a translation lookaside buffer having entries including an address space identifier field;
- and
- an execution logic to determine whether the address space of a second guest exists in a list of active address spaces in response to a move to control register instruction, and to switch between the address space of a first guest and the address space of the second guest without flushing the translation lookaside buffer in response to a determination that the address space of the second guest is present in the list of active address spaces, the address space of the first guest corresponding to a first address space identifier and the address space of the second guest corresponding to a second address space identifier.
Dependencies are inferred from the claim text.