Back to results
US 8,314,637 B2Granted
Non-volatile latch circuit and logic circuit, and semiconductor device using the same
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsKiyoshi Kato, Jun Koyama
Life of this patent
Estimating the term…
Abstract
A novel non-volatile latch circuit and a semiconductor device using the non-volatile latch circuit are provided. The latch circuit has a loop structure in which an output of a first element is electrically connected to an input of a second element and an output of the second element is electrically connected to an input of the first element through a second transistor. A transistor using an oxide semiconductor as a semiconductor material of a channel formation region is used as a switching element, and a capacitor is provided to be electrically connected to a source electrode or a drain electrode of the transistor, whereby data of the latch circuit can be retained, and a non-volatile latch circuit can thus be formed.
Claims24
A non-volatile latch circuit comprising:
- a first transistor;
- a second transistor;
- a first element including a third transistor;
- and
- a second element,
- wherein an output of the first element is electrically connected to an input of the second element and an output of the second element is electrically connected to an input of the first element through the second transistor,
- wherein the input of the first element is electrically connected to a wiring to which an input signal is applied through the first transistor and the output of the first element is electrically connected to a wiring to which an output signal is applied,
- wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to a gate of the third transistor, and the other of the source electrode and the drain electrode of the first transistor is electrically connected to the wiring to which the input signal is applied,
- wherein one of a source electrode and a drain electrode of the second transistor is electrically connected to the gate of the third transistor, and the other of the source electrode and the drain electrode of the second transistor is electrically connected to the output of the second element,
- wherein an insulating layer is provided over the third transistor,
- wherein the first transistor and the second transistor are provided over the insulating layer, and
- wherein a channel formation region of each of the first transistor and the second transistor includes an oxide semiconductor layer.
9 more elements
A non-volatile latch circuit comprising:
- a first transistor;
- a second transistor;
- a first element including a third transistor;
- a second element;
- and
- a capacitor,
- wherein an output of the first element is electrically connected to an input of the second element and an output of the second element is electrically connected to an input of the first element through the second transistor,
- wherein the input of the first element is electrically connected to a wiring to which an input signal is applied through the first transistor and the output of the first element is electrically connected to a wiring to which an output signal is applied,
- wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to a gate of the third transistor, and the other of the source electrode and the drain electrode of the first transistor is electrically connected to the wiring to which the input signal is applied,
- wherein one of a source electrode and a drain electrode of the second transistor is electrically connected to the gate of the third transistor, and the other of the source electrode and the drain electrode of the second transistor is electrically connected to the output of the second element,
- wherein an insulating layer is provided over the third transistor,
- wherein the first transistor and the second transistor are provided over the insulating layer,
- wherein a channel formation region of each of the first transistor and the second transistor includes an oxide semiconductor layer, and
- wherein the one of the source electrode and the drain electrode of the first transistor and the one of the source electrode and the drain electrode of the second transistor are electrically connected to one electrode of the capacitor.
11 more elements
A logic circuit comprising at least a first non-volatile latch circuit and a second non-volatile latch circuit,
- wherein each of the first non-volatile latch circuit and the second non-volatile latch circuit comprising:
- a first transistor;
- a second transistor;
- a first element including a third transistor;
- and
- a second element,
- wherein an output of the first element is electrically connected to an input of the second element and an output of the second element is electrically connected to an input of the first element through the second transistor,
- wherein the input of the first element is electrically connected to a wiring to which an input signal is applied through the first transistor and the output of the first element is electrically connected to a wiring to which an output signal is applied,
- wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to a gate of the third transistor, and the other of the source electrode and the drain electrode of the first transistor is electrically connected to the wiring to which the input signal is applied,
- wherein one of a source electrode and a drain electrode of the second transistor is electrically connected to the gate of the third transistor, and the other of the source electrode and the drain electrode of the second transistor is electrically connected to the output of the second element,
- wherein an insulating layer is provided over the third transistor,
- wherein the first transistor and the second transistor are provided over the insulating layer,
- wherein a channel formation region of each of the first transistor and the second transistor includes an oxide semiconductor layer, and
- wherein the wiring to which the input signal is applied of the second non-volatile latch circuit is electrically connected to the wiring to which the output signal is applied of the first non-volatile latch circuit.
11 more elements
Dependencies are inferred from the claim text.