Method of manufacturing semiconductor devices
AssigneeHynix Semiconductor Inc.
InventorSang Deok Kim
Life of this patent
Estimating the term…
Abstract
A method of manufacturing semiconductor devices includes forming a dielectric interlayer over a semiconductor substrate, wherein a wet etch rate (WER) is faster in an upper part of the dielectric interlayer than in a lower part of the dielectric interlayer, forming trenches in the dielectric interlayer, performing a cleaning process to make a width of an opening portion in an upper part of each of the trenches wider than a width of an opening portion in lower part of the trench, and filling the trenches with a metal layer.
Claims18
A method of manufacturing semiconductor devices, the method comprising:
- forming a dielectric interlayer having upper and lower parts over a semiconductor substrate with a dielectric interlayer formation process using RF power, wherein a wet etch rate (WER) is faster in the upper part of the dielectric interlayer than in the lower part of the dielectric interlayer, and wherein the dielectric interlayer is formed by gradually decreasing the RF power used in the dielectric interlayer formation process;
- forming trenches having upper and lower parts in the dielectric interlayer;
- performing a cleaning process to make a width of an opening portion in the upper part of each trench wider than a width of a lower part of each of the trench;
- and
- filling the trenches with a metal layer.
A method of manufacturing semiconductor devices including metal lines, the method comprising:
- forming a dielectric interlayer over a semiconductor substrate with a dielectric interlayer formation process using RF power, wherein the dielectric interlayer has physical properties including a faster wet etch rate (WER) for an etchant toward an upper part of the dielectric interlayer as compared to a WER toward a lower part of the dielectric interlayer, and wherein the dielectric interlayer is formed by gradually decreasing the RF power used in the dielectric interlayer formation process;
- forming trenches having upper and lower parts in the dielectric interlayer;
- performing a cleaning process to gradually increase a width of each trench from the lower part of the trench toward the upper part of the trench;
- forming a barrier layer and a seed layer along a surface of the dielectric interlayer including the trenches;
- forming a metal layer on the seed layer to fill the trenches;
- and
- performing a polishing process to expose a part of the dielectric interlayer, thereby forming metal lines within the respective trenches.
A method of manufacturing semiconductor devices, the method comprising:
- forming a first dielectric interlayer having a thickness equal to 1/n of a target thickness over a semiconductor substrate;
- forming a plurality of n−1 dielectric interlayers, each having a thickness equal to 1/n of the target thickness, over the first dielectric interlayer, wherein RF power and a flow rate of O2 are gradually decreased and the size of an interval between the semiconductor substrate and a shower head used in the dielectric interlayer formation process is gradually increased more in a process of forming a dielectric interlayer placed on an upper side, from among the n dielectric interlayers, than in a process of forming the first dielectric interlayer;
- forming trenches in the nth to first dielectric interlayers;
- performing a cleaning process to make a width of an opening portion between the nth dielectric interlayer greater than a width of an opening portion of the trench formed between the first dielectric interlayer;
- forming a barrier layer and a seed layer on a surface of the first to nth dielectric interlayers including the trenches;
- and
- forming a metal layer on the seed layer.
Dependencies are inferred from the claim text.