Semiconductor device
AssigneeKabushiki Kaisha Toshiba
InventorsReika Ichihara, Yoshinori Tsuchiya, Hiroki Tanaka, Masato Koyama
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsReika Ichihara, Yoshinori Tsuchiya, Hiroki Tanaka, Masato Koyama
Estimating the term…
A semiconductor device has an n-channel MIS transistor and a p-channel MIS transistor on a substrate. The n-channel MIS transistor includes a p-type semiconductor region formed on the substrate, a lower layer gate electrode which is formed via a gate insulating film above the p-type semiconductor region and which is one monolayer or more and 3 nm or less in thickness, and an upper layer gate electrode which is formed on the lower layer gate electrode, whose average electronegativity is 0.1 or more smaller than the average electronegativity of the lower layer gate electrode. The p-channel MIS transistor includes an n-type semiconductor region formed on the substrate and a gate electrode which is formed via a gate insulating film above the n-type semiconductor region and is made of the same metal material as that of the upper layer gate electrode.
A method for manufacturing a semiconductor device having an nMIS transistor and a pMIS transistor, comprising:
A method for manufacturing a semiconductor device having an nMIS transistor and a pMIS transistor, comprising:
A method for manufacturing a semiconductor device having an nMIS transistor and a pMIS transistor, comprising:
Dependencies are inferred from the claim text.