Configurable low-density parity-check decoder for LDPC codes of arbitrary block size and method of configuring the same
AssigneeLSI Corporation
InventorsAlexander E. Andreev, Igor A. Vikhliantsev
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Corporation
InventorsAlexander E. Andreev, Igor A. Vikhliantsev
Estimating the term…
A configurable low-density parity check code (LDPC) decoder and a method of configuring the decoder. In one embodiment, the configurable LDPC decoder includes: (1) pluralities of parity check units and bit node units, (2) direct and reverse multi-size barrel shifters coupled to the pluralities of parity check units and bit node units and (3) a control circuit, coupled to the pluralities of parity check units and bit node units and the direct and reverse multi-size barrel shifters and configured to configure sizes of the direct and reverse multi-size barrel shifters and numbers of the pluralities of parity check units and bit node units to cooperate therewith based on a block size of a particular LDPC code.
A configurable low-density parity check code (LDPC) decoder, comprising:
A method of configuring a configurable low-density parity check code (LDPC) decoder having pluralities of parity check units and bit node units and direct and reverse multi-size barrel shifters coupled to said pluralities of parity check units and bit node units, comprising:
A configurable low-density parity check code (LDPC) decoder, comprising:
Dependencies are inferred from the claim text.