Back to results
US 8,151,081 B2Granted
Method, system and apparatus for memory address mapping for sub-socket partitioning
AssigneeIntel Corporation
InventorsAjay Harikumar, Tessil Thomas, Biju Puthur Simon
Life of this patent
Estimating the term…
Abstract
Sub-socket partitioning is enabled using embodiments of the present invention. In one aspect, the memory mapping is performed to isolate memory access for each of the partitions by assigning a partition address and a generated physical address.
Claims15
A method comprising:
- defining a plurality of partitions within a socket;
- assigning a partition base address for each partition;
- and
- adding the partition base address to a generated physical address that results in a system address.
1 more element
A system comprising:
- a processor within a socket, the processor having a plurality of cores;
- a dynamic random access memory, coupled to the processor, to receive requests from the processor;
- the processor to support sub-socket partitioning to utilize at least a first operating system and a second operating system within a first partition and a second partition;
- and
- an adder logic, coupled to one of the plurality of cores, to add a generated partition base address to a partition physical address, to result in a system address.
2 more elements
An article of manufacture comprising:
- a machine-readable medium having a plurality of machine readable instructions, wherein when the instructions are executed by a sub-socket partitioning supported system, the instructions to facilitate memory mapping by:
- defining a plurality of partitions within a socket;
- assigning a partition base address for each partition;
- and
- adding the partition base address to a generated physical address that results in a system address.
2 more elements
Dependencies are inferred from the claim text.