Low power memory architecture
AssigneeMosaid Technologies Incorporated
InventorValerie L. Lines
Life of this patent
Estimating the term…
Abstract
A memory architecture and circuits for minimizing current leakage in the memory array. Subdivisions of the memory array each have local power grids that can be selectively connected to power supplies, such that only an accessed subdivision will receive power to execute the memory access operation. The memory array can further include databuses which are precharged to one voltage during idle times and a second voltage during active read cycles, which reduces leakage current in datapath circuitry connected to the databuses within the memory array blocks.
Claims8
A datapath circuit comprising:
- a databus;
- a precharge circuit for selectively precharging the databus to a first voltage during an idle period and a second voltage in an active period;
- and,
- a plurality of data transfer circuits each selectable for connecting the databus to the first voltage in response to data in the active period.
A method for low power datapath operation comprising:
- a) precharging a databus pair from a first voltage to a second voltage in an active period;
- b) driving one of the databus pair to the first voltage in response to data during the active period;
- and,
- c) precharging the databus pair to the first voltage in an idle period after the active period has ended.
Dependencies are inferred from the claim text.