Back to results
US 8,133,765 B2Granted
Integrated RF ESD protection for high frequency circuits
AssigneeInfineon Technologies AG
InventorsUwe Hodel, Wolfgang Soldner
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeInfineon Technologies AG
InventorsUwe Hodel, Wolfgang Soldner
Estimating the term…
The invention relates to a high-frequency integrated circuit requiring ESD protection for a circuit node. One or more metallic layer is deposited within the integrated circuit and patterned to form a transmission line. The metallic layers are generally already present in the integrated circuit for signal routing. The transmission line is coupled between the circuit node and a terminal of an ESD protection device, with a transmission line return conductor coupled to a high-frequency ground. The transmission line is formed with an electrical length that transforms the impedance of the ESD protection device substantially into an open circuit at the circuit node at an operational frequency of the integrated circuit. The other terminal of the ESD protection device is coupled to the high-frequency ground.
A method of coupling an electrostatic discharge (ESD) protection device in an integrated circuit to a circuit node of the integrated circuit, the method comprising:
A method of protecting a circuit coupled to a circuit node configured to operate at an operational frequency, the method comprising:
A method of operating an integrated circuit comprising an electrostatic discharge (ESD) protection device, and a transmission line formed within the integrated circuit, the transmission line comprising two metallic layers of the integrated circuit separated by an insulating layer, wherein a first terminal of the transmission line is coupled to a circuit node, a second terminal of the transmission line is coupled to a first terminal of the ESD protection device, and the transmission line provides a low-impedance path between the first terminal of the ESD protection device and the circuit node at frequencies substantially lower than an operational frequency at the circuit node, the method comprising:
Dependencies are inferred from the claim text.