Area-efficient distributed device structure for integrated voltage regulators
AssigneeSTMicroelectronics Pvt. Ltd.
InventorsJoshipura Jwalant, Nitin Bansal, Amit Katyal, Massimiliano Picca
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics Pvt. Ltd.
InventorsJoshipura Jwalant, Nitin Bansal, Amit Katyal, Massimiliano Picca
Estimating the term…
An area efficient distributed device for integrated voltage regulators comprising at least one filler cell connected between a pair of PADS on I/O rail of a chip and at least one additional filler cell having small size replica of said device is coupled to said I/O rails for distributing replicas of said device on the periphery of said chip. The device is connected as small size replica on the lower portion of said second filler cell for distributing said device on the periphery of said chip and providing maximal area utilization.
An area efficient distributed device structure for integrated voltage regulators comprising:
An integrated circuit, comprising:
An integrated circuit, comprising:
An electronic system, comprising:
An electronic system, comprising:
Dependencies are inferred from the claim text.