Symmetry corrected high frequency digital divider
AssigneeAnalog Devices, Inc.
InventorsWyn Terence Palmer, Kenny Gentile
Life of this patent
Estimating the term…
Abstract
A clock frequency divider for odd numbered divide ratios. The divider clocks two counters in parallel from a reference clock to be divided. One counter is loaded with the divide ratio and the other counter is loaded with the divide ratio except for the least significant bit. The second counter will set a latch when its count has elapsed. The first counter will reset the latch when its count has elapsed and will reload the counters. The latch is used for the divided output, but passes through a retiming circuit. The retiming circuit delays the output edge by one reference clock edge when the least significant bit indicates an odd numbered divide ratio.
Claims14
A frequency divider to divide an input clock frequency by a variable divide ratio M, comprising:
- a pair of counters, first counter to load the divide ratio M and the second counter to load the divide ratio M except its least significant bit, the counters having clock inputs coupled to a common source, each counter having an output to indicate when its respective count value elapses,
- a latch having inputs coupled to the outputs of the counters and having an output for an output clock signal,
- a timing circuit, having a control input coupled to the least significant bit of the divide ratio M, to delay propagation of one edge of the output clock signal when the control input is enabled.
A method for dividing an input clock frequency by a variable divide ratio M, comprising:
- loading the divide ratio M into a first counter circuit;
- loading the divide ratio M except its least significant bit into a second counter circuit, wherein each counter has a clock input, and each counter has an output to indicate when its respective count value elapses;
- clocking the counters in parallel from a common clock source;
- setting a latch output when the second counter count value elapses;
- resetting the latch output when the first counter count value elapses;
- producing a divided output clock as a function of the latch output;
- and
- delaying an edge of the divided output clock as a function of the least significant bit of M.
A frequency dividing device, comprising:
- a first counter configured to produce a first output as a function of inputs, including:
- a clock input, a divide number M input, and the first output looped back as an input;
- a second counter configured to produce a second output as a function of inputs, including:
- the clock input, the first output, and a number N set as a function of a truncation of M divided by two;
- a set-reset latch with a Q output configured to reset upon the first output and to set upon the second output;
- a divided output module with inputs including the Q output, the clock input, and an indication of whether M is odd or even;
- the divided output module having a two-state output configured to change states at a rising or falling edge of the N+1 clock cycle as a function of M being an odd or even number.
Dependencies are inferred from the claim text.