SOI transistor with self-aligned ground plane and gate and buried oxide of variable thickness
AssigneeCommissariat a l'Energie Atomique
InventorsClaire Fenouillet-Beranger, Philippe Coronel
Life of this patent
Estimating the term…
Loading patent…
AssigneeCommissariat a l'Energie Atomique
InventorsClaire Fenouillet-Beranger, Philippe Coronel
Estimating the term…
A method for making a transistor with self-aligned gate and ground plane includes forming a stack, on one face of a semi-conductor substrate, the stack including an organometallic layer and a dielectric layer. The method also includes exposing a part of the organometallic layer, a portion of the organometallic layer different to the exposed part being protected from the electron beams by a mask, the shape and the dimensions of a section, in a plane parallel to the face of the substrate, of the gate of the transistor being substantially equal to the shape and to the dimensions of a section of the organometallic portion in said plane. The method also includes removing the exposed part, and forming dielectric portions in empty spaces formed by the removal of the exposed part of the organometallic layer, around the organometallic portion.
Method for making a transistor with self-aligned gate and ground plane, comprising:
Dependencies are inferred from the claim text.