Method of fabricating quad flat non-leaded package
AssigneeChipMOS Technologies Inc.
InventorsChun-Ying Lin, Geng-Shin Shen, Po-Kai Hou
Life of this patent
Estimating the term…
Loading patent…
AssigneeChipMOS Technologies Inc.
InventorsChun-Ying Lin, Geng-Shin Shen, Po-Kai Hou
Estimating the term…
A method of fabricating a quad flat non-leaded package includes first forming a patterned conductive layer on a sacrificial layer. The patterned conductive layer includes a number of lead sets. A number of chips are attached to the sacrificial layer. Each of the chips is surrounded by one of the lead sets. Each of the chips is electrically connected to one of the lead sets, and a molding compound is formed on the sacrificial layer to cover the patterned conductive layer and the chips. The molding compound and the patterned conductive layer are then cut and singulated, and the sacrificial layer is pre-cut to form a number of recesses on the sacrificial layer. After the molding compound and the patterned conductive layer are cut and singulated and the sacrificial layer is pre-cut, the sacrificial layer is removed.
A method of fabricating a quad flat non-leaded package, comprising:
A method of fabricating a quad flat non-leaded package, comprising:
Dependencies are inferred from the claim text.