Programming and erasing structure for a floating gate memory cell and method of making
AssigneeFreescale Semiconductor, Inc.
InventorsGowrishankar L. Chindalore, Craig T. Swift
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsGowrishankar L. Chindalore, Craig T. Swift
Estimating the term…
A floating gate memory cell has a floating gate in which there are two floating gate layers. The top layer is etched to provide a contour in the top layer while leaving the lower layer unchanged. The control gate follows the contour of the floating gate to increase capacitance therebetween. The two layers of the floating gate can be polysilicon separated by a very thin etch stop layer. This etch stop layer is thick enough to provide an etch stop during a polysilicon etch but preferably thin enough to be electrically transparent. Electrons are able to easily move between the two layers. Thus the etch of the top layer does not extend into the lower layer but the first and second layer have the electrical effect for the purposes of a floating gate of being a continuous conductive layer.
A floating gate device a substrate, comprising:
Dependencies are inferred from the claim text.