Isolation trench
AssigneeMicron Technologies, Inc.
InventorsJohn A. Smythe, III, Jigish D. Trivedi
Life of this patent
Estimating the term…
Abstract
A method of depositing dielectric material into sub-micron spaces and resultant structures is provided. After a trench is etched in the surface of a wafer, an oxygen barrier is deposited into the trench. An expandable, oxidizable liner, preferably amorphous silicon, is then deposited. The trench is then filled with a spin-on dielectric (SOD) material. A densification process is then applied, whereby the SOD material contracts and the oxidizable liner expands. Preferably, the temperature is ramped up while oxidizing during at least part of the densification process. The resulting trench has a negligible vertical wet etch rate gradient and a negligible recess at the top of the trench.
Claims10
An isolation trench structure, comprising:
- a first trench and an adjacent second trench, where the second trench is at least five times wider than the first trench;
- a nitride liner on surfaces of the trenches;
- and
- a filler layer of silicon oxide filling the trenches, wherein the filler layer of silicon oxide has a substantially consistent and substantially same vertical wet etch rate in both of the first and second trenches.
A shallow trench isolation structure for an integrated circuit, comprising:
- a barrier layer lining a trench in semiconductor material;
- and
- a silicon oxide based filler material filling the trench lined by the barrier layer wherein:
- the silicon oxide based filler material has a substantially consistent vertical wet etch rate;
- the trench has a first width and the silicon oxide based filler material in the trench has a first vertical wet etch rate gradient;
- and
- an adjacent trench has a second width and the silicon oxide based filler material in the adjacent trench has a second vertical wet etch rate gradient, the second width being at least 10 times greater than the first width and the first wet etch rate gradient being within 5% of the second wet etch rate gradient.
An isolation trench for an integrated circuit, comprising
- a filler layer of silicon oxide filling the trench, wherein:
- the filler layer has a substantially consistent vertical wet etch rate;
- the trench has a first width and the filler layer of silicon oxide in the trench has a first vertical wet etch rate gradient;
- and
- a neighboring trench has a second width and a filler layer of silicon oxide in the neighboring trench has a second vertical wet etch rate gradient, the second width being at least 10 times greater than the first width and the first wet etch rate gradient being within 5% of the second wet etch rate gradient.
Dependencies are inferred from the claim text.