Error detection in a system having coupled channels
AssigneeHewlett-Packard Development Company, L.P.
InventorsGregg Bernard Lesartre, Gary Belgrave Gostin
Life of this patent
Estimating the term…
Loading patent…
AssigneeHewlett-Packard Development Company, L.P.
InventorsGregg Bernard Lesartre, Gary Belgrave Gostin
Estimating the term…
A data communications architecture employing serializers and deserializers that reduces data communications latency. In an illustrative implementation, the data communications architecture communicates data across communications links. The architecture maintains various mechanisms to promote data communications speed and to avoid communication link down time. These mechanisms perform the functions including but not limited to handling uncertain data arrival times, detecting single bit and multi-bit errors, handling communications link failures, addressing failed link training, identifying and marking data as corrupt, and identifying and processing successful data transactions across the communications link.
In a computer system having a data communications architecture employing serializers and deserializers, a method to detect one or more errors in data communicated from the serializers to the deserializers and to resend the data in which the errors were detected, the method comprising:
A computer readable medium having computer readable instructions to instruct a computer to perform a method to detect one or more errors in data communicated from serializers to deserializers and to resend the data in which the errors were detected, the method comprising:
A system for error detection in a data communications architecture having serializers and deseriatizers comprising:
A mechanism to handle errors in data communications over a SERDES data communications architecture comprising:
Dependencies are inferred from the claim text.