Vector transfer system for packing dis-contiguous vector elements together into a single bus transfer
AssigneeNEC Electronics America, Inc.
InventorAhmad R. Ansari
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Electronics America, Inc.
InventorAhmad R. Ansari
Estimating the term…
A vector transfer unit for handling transfers of vector data between a memory and a data processor in a computer system. Vector data transfer instructions are posted to an instruction queue in the vector transfer unit. Program instructions for performing a burst transfer include determining the starting address of the vector data to be transferred, the ending address of the vector data to be transferred, and whether the ending address of the vector data to be transferred is within the same virtual memory page as the starting address. The ending address of the vector data to be transferred is determined based on the number of data elements to be transferred, the stride of the vector data to be transferred, and the width of the vector data elements to be transferred. When the amount of data to be transferred is divisible by a factor of two, the multiplication of the stride and width of the data elements is carried out by shifting. An address error exception occurs when the ending address of the vector data to be transferred is not within the same virtual memory page as the starting address. The ending address of the vector data to be transferred is determined in parallel with determining the starting address of the vector data to be transferred.
A method comprising:
A magnetic storage media comprising instructions executable by a computer system, wherein the computer system performs a method in response to executing the instructions, the method comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.