Back to results
US 7,609,708 B2Granted
Dynamic buffer configuration
AssigneeIntel Corporation
InventorChoon Yip Soo
Life of this patent
Estimating the term…
Abstract
Techniques that may be utilized in various computing environments are described. In one embodiment, a buffer is configured dynamically, e.g., during runtime. Other embodiments are also disclosed.
Claims21
A method comprising:
- monitoring, at a performance monitor unit (PMU), write requests to a transmit portion and a receive portion of a buffer;
- adjusting, at a buffer manager, a size of the transmit portion and a size of the receive portion of the buffer based on a comparison of a threshold value, corresponding to one of the transmit portion or the receive portion, with a number of buffer full events, corresponding to a different one of the transmit portion or the receive portion, determined at the PMU, wherein the number of buffer full events corresponds to buffer full events of one of the transmit portion or the receive portion;
- and
- determining the threshold value by multiplying a value of the buffer full events by a factor.
1 more element
An apparatus comprising:
- logic circuitry to monitor write requests to a transmit portion and a receive portion of a buffer;
- and
- a buffer manager to adjust a size of the transmit portion and a size of the receive portion of the buffer based on a comparison of a threshold value, corresponding to one of the transmit portion or the receive portion, with a number of buffer full events, corresponding to a different one of the transmit portion or the receive portion, wherein the buffer manager is coupled to receive a signal from the logic circuitry indicating the threshold value is exceeded, wherein the number of buffer full events corresponds to buffer full events of one of the transmit portion or the receive portion and wherein the threshold value is to be determined by multiplying a value of the buffer full events by a factor.
A storage device comprising instructions that when executed on a processor configure the processor to perform operations comprising:
- monitoring, at a PMU, write requests to a transmit portion and a receive portion of a buffer;
- adjusting, at a buffer manager, a size of the transmit portion and a size of the receive portion of the buffer based on a comparison of a threshold value, corresponding to one of the transmit portion or the receive portion, with a number of buffer full events, corresponding to a different one of the transmit portion or the receive portion, determined at the PMU, wherein the number of buffer full events corresponds to buffer full events of one of the transmit portion or the receive portion;
- and
- determining the threshold value by multiplying a value of the buffer full events by a factor.
1 more element
A traffic management device comprising:
- a switch fabric;
- and
- an apparatus, coupled to the switch fabric, to store data communicated via the switch fabric, the apparatus comprising:
- logic to monitor write requests to a transmit portion and a receive portion of a buffer;
- and
- a buffer manager to adjust a size of the transmit portion and a size of the receive portion of the buffer based on a comparison of a threshold value, corresponding to one of the transmit portion or the receive portion, to a number of buffer full events, corresponding to a different one of the transmit portion or the receive portion, wherein the buffer manager is coupled to receive a signal from the logic indicating the threshold value is exceeded, wherein the number of buffer full events corresponds to buffer full events of one of the transmit portion or the receive portion and wherein the threshold value is to be determined by multiplying a value of the buffer full events by a factor.
3 more elements
Dependencies are inferred from the claim text.