SRAM devices and methods of fabricating the same
AssigneeDongbu Electronics Co., Ltd.
InventorAhn Heui Gyun
Life of this patent
Estimating the term…
Abstract
SRAM devices and methods of fabricating the same are disclosed, by which a process margin and a degree of device integration are enhanced by reducing the number of contact holes of an SRAM device unit cell using local interconnections. A disclosed example device includes first and second load elements; first and second drive transistors; a common gate electrode connected in one body to a gate electrode of the first load element and a gate electrode of the first drive transistor to apply a sync signal to the gate electrodes; the common gate electrode overlapping with a junction layer of the second load element and a junction layer region of the second drive transistor; the common gate electrode being electrically connected to an upper line via a plug in one contact hole.
Claims20
An SRAM device, comprising:
- first and second load elements, the second load element having a junction layer;
- first and second drive transistors, the second drive transistor having a junction layer region;
- a common gate electrode connected to a gate electrode of the first load element and a gate electrode of the first drive transistor, the common gate electrode on an isolation layer having an uniform upper surface planar with upper surfaces of the junction layer and the junction layer region and in contact with the junction layer of the second load element and the junction layer region of the second drive transistor;
- a silicide layer on the junction layer of the second load element, on the junction layer region of the second drive transistor, and on the common gate electrode;
- and
- an upper line electrically connected to the common gate electrode via only one contact plug in a contact hole that exposes a portion only of the common gate electrode.
A method of fabricating an SRAM device having first and second load elements and first and second drive transistors, comprising:
- forming a device isolation layer having a uniform upper surface in a semiconductor substrate to define first, second, third and fourth active areas therein;
- forming gate electrodes of the second load element and the second drive transistor on the second and fourth active areas;
- forming a common gate electrode of the first load element and the first drive transistor on the first and third active areas and on the device isolation area and portions of the second and fourth active areas planar with the upper surface of and adjacent to the device isolation area;
- forming source/drain regions on opposite sides of the gate electrodes of the second load element and the second drive transistor;
- forming a silicide layer on the source/drain regions and on the common gate electrode prior to forming the insulating layer;
- after forming the silicide layer, forming an insulating interlayer on the gate electrodes and the common gate electrode;
- forming a contact hole in the insulating interlayer to expose a portion only of the common gate electrode;
- and
- forming a plug in the contact hole.
An SRAM device, comprising:
- first and second load elements;
- first and second drive transistors;
- a semiconductor substrate having first, second, third and fourth active areas defined by a device isolation layer having a uniform upper surface planar with upper surfaces of the active areas;
- gate electrodes of the second load element and the second drive transistor on the second and fourth active areas;
- a common gate electrode on the device isolation layer of the first load element and the first drive transistor in contact with the second and fourth active areas and the device isolation layer;
- a silicide layer on the source/drain regions and the common gate electrode;
- an insulating interlayer on the gate electrodes and the common gate electrode;
- a contact hole in the insulating interlayer to expose a portion only of the common gate electrode;
- and
- a plug in the contact hole.
Dependencies are inferred from the claim text.