Loading patent…
AssigneeHitachi, Ltd.
InventorsHideho Yamamura, Naoki Maru, Kazunori Nakajima, Koji Nisisu, Shigeo Oomae
Estimating the term…
This invention prevents a deterioration of efficiency of a power supply apparatus due to a semiconductor power supply voltage drop, prevents an increase in wasted power, and prevents erroneous operations due to feeder wire voltage drop. In the mounting structure of electronic circuits having a plurality of busbars as current paths on a printed circuit board, the plurality of busbars have almost parallel portions spaced a predetermined distance apart; a span of the parallel portions of the plurality of busbars is greater than the predetermined distance; and in the parallel portions of the plurality of busbars, the plurality of busbars are connected by a wiring pattern. In the switching power supply apparatus built on a printed circuit board, with its output voltage of less than 2 V and its output current of more than 100 A, a means is provided for making the power efficiency higher than 70%.
A mounting structure of electronic circuits having a plurality of busbars as current paths on a printed circuit board,
A switching power supply apparatus built on a printed circuit board, comprising means for making a power efficiency higher than 70%, wherein said means comprising:
A switching power supply apparatus according to 4, wherein the wide wiring pattern is divided into a pair of first, and second wiring patterns respectively located at the first and second busbars, and further comprising a semiconductor device connected to each of the first and second wiring patterns.
Dependencies are inferred from the claim text.