Transmitter circuit, receiver circuit, clock data recovery phase locked loop circuit, data transfer method and data transfer system

A transfer system for alternately and periodically transferring first information and second information respectively in a first period and in a second period, comprising:

• a second encoder for encoding the second information so that one symbol of serial data obtained by successively serializing the second information will be a pulse-width-modulated signal whose period is n times a minimum pulse width of serial data obtained by serializing the first information;
• a first encoder for encoding the first information so that one symbol of serial data obtained by successively serializing the first information will have a difference from the pulse-width-modulated signal;
• a serializer circuit for converting the encoded first information to the one symbol of serial data, converting the encoded second information to serial data being the one symbol of the pulse-width-modulated signal, and alternately and periodically serializing one-symbol serial data of the first information and one-symbol serial data of the second information;
• a channel for transferring the serialized data;
• a clock extraction circuit for extracting, from the serial data of the first information or the serial data of the second information transferred over the channel, a reference clock in these serial data;
• an information identifying circuit for identifying the serial data of the first information and the serial data of the second information from each other based on the difference between the serial data of the first information and the serial data of the second information;
• a first decoder for decoding the separated serial data of the first information into the first information in a manner corresponding to that of the first encoder;
• and
• a second decoder for decoding the separated serial data of the second information into the second information in a manner corresponding to that of the second encoder,
• wherein an amount of information of the first information per unit time transferred in the first period is greater than an amount of information of the second information per unit time transferred in the second period.

A transfer system for alternately and periodically transferring first information and second information respectively in a first period and in a second period, comprising:

• a second encoder for encoding the second information so that one symbol of serial data obtained by successively serializing the second information will be a pulse-width-modulated signal whose period is n times a minimum pulse width of serial data obtained by serializing the first information;
• a first encoder for encoding the first information so that one symbol of serial data obtained by successively serializing the first information will have a difference from the pulse-width-modulated signal;
• a serializer circuit for converting the encoded first information to the one symbol of serial digital data, converting the encoded second information to serial data being the one symbol of the pulse-width-modulated signal, and alternately and periodically serializing one-symbol serial data of the first information and one-symbol serial data of the second information;
• a channel for transferring the serialized data;
• and
• a clock extraction circuit for extracting, from the serial data of the first information or the serial data of the second information transferred over the channel, a reference clock in these serial data,
• the clock extraction circuit comprising:
• a phase comparison loop including a voltage control circuit, a phase comparison circuit for comparing a phase of the serial data and that of an output of a voltage-controlled oscillator circuit, and a loop filter for producing a control voltage of the voltage control circuit;
• a sampling circuit for sampling the serial data with a multiphase clock produced by the voltage-controlled oscillator circuit;
• a frequency control circuit for comparing a frequency of the one symbol of serial data with an oscillation frequency of the voltage-controlled oscillator circuit to match the oscillation frequency of the voltage-controlled oscillator circuit with the frequency of the one symbol of serial data, the frequency control circuit including an edge count determination circuit for determining the number of rising edges in a serial signal within a period of the one symbol produced by the voltage-controlled oscillator circuit to be zero, one, or a different number, and a timer for outputting a timer signal at a predetermined time interval, the timer being reset when the number of rising edges is zero or when the frequency control circuit is disabled, wherein the frequency control circuit decreases the oscillation frequency of the voltage-controlled oscillator circuit if the number of rising edges is zero and increases the frequency of the voltage-controlled oscillator circuit if the timer signal is output from the timer;
• a charge pump for receiving an output of the frequency control circuit and outputting a current pulse to the loop filter;
• a clock extraction circuit including a mode switching circuit for enabling the frequency control circuit while disabling the phase comparison circuit when receiving a frequency comparison mode request signal from the phase comparison circuit, and for, when it is detected that a situation where the number of rising edges or falling edges is one in one symbol of the serial data has occurred a predetermined number of consecutive times or more, determining that the output frequency of the voltage-controlled oscillator circuit is in a capture range of the phase comparison loop, thereby disabling the frequency control circuit while enabling the phase comparison circuit;
• an information identifying circuit for identifying the serial data of the first information and the serial data of the second information from each other based on the difference between the serial data of the first information and the serial data of the second information;
• a first decoder for decoding the separated serial data of the first information into the first information in a manner corresponding to that of the first encoder;
• and
• a second decoder for decoding the separated serial data of the second information into the second information in a manner corresponding to that of the second encoder.

A transmitter circuit for alternately and periodically transferring first information and second information respectively in a first period and in a second period, comprising:

• a second encoder for encoding the second information so that each symbol of serial data obtained by successively serializing the second information will be a pulse-width-modulated signal whose period is the same as each symbol of serial data obtained by serializing the first information, and that each symbol will have only one rising edge at the beginning;
• a first encoder for encoding the first information so that each symbol of serial data obtained by successively serializing the first information will have a difference from the pulse-width-modulated signal and will have two or more of rising edges;
• and
• a serializer circuit for converting the encoded first information to a plurality of symbols of serial data and converting the encoded second information to serial data being a plurality of symbols of the pulse-width-modulated signal.

A transmitter circuit for alternately and periodically transferring first information and second information respectively in a first period and in a second period, comprising:

• a second encoder for encoding the second information so that one symbol of serial data obtained by successively serializing the second information will be a pulse-width-modulated signal whose period is n times a minimum pulse width of serial data obtained by serializing the first information;
• a first encoder for encoding the first information so that one symbol of serial data obtained by successively serializing the first information will have a difference from the pulse-width-modulated signal;
• and
• a serializer circuit for converting the encoded first information to the one symbol of serial data and converting the encoded second information to serial data being the one symbol of the pulse-width-modulated signal, wherein:
• the first encoder comprising:
• a combined logic circuit having a plurality of input-output correlations;
• and
• a determination circuit for evaluating at least the received input first information and outputting a determination signal based on the evaluation,
• wherein the combined logic circuit performs an encoding operation with one of the correlations selected according to the determination signal, and adds an encode bit for identifying the selected correlation to the output.

A receiver circuit for receiving a serially-transferred signal, comprising:

• a clock extraction circuit for extracting, from serial data of the first information or serial data of the second information, a reference clock in these serial data;
• an information identifying circuit for identifying the serial data of the first information and the serial data of the second information from each other based on the difference between the serial data of the first information and the serial data of the second information;
• a first decoder for decoding the identified serial data of the first information into the first information in a manner corresponding to that of the first encoder;
• and
• a second decoder for decoding the separated serial data of the second information into the second information in a manner corresponding to that of the second encoder,
• wherein the receiver circuit receives a signal obtained by serially transferring, in an alternate and periodic manner, the serial data of the second information and the serial data of the first information, wherein the serial data of the second information is obtained by a serialization operation such that one symbol thereof is a pulse-width-modulated signal whose period is n times a minimum pulse width of one symbol of the serial data of the first information, and the serial data of the first information is obtained by a serialization operation such that one symbol thereof has a difference from the pulse-width-modulated signal.

A receiver circuit, comprising:

• a phase comparison loop including a voltage control circuit, a phase comparison circuit for comparing a phase of serial data and that of an output of a voltage-controlled oscillator circuit, and a loop filter for producing a control voltage of the voltage control circuit;
• a sampling circuit for sampling the serial data with a multiphase clock produced by the voltage-controlled oscillator circuit;
• a frequency control circuit for comparing a frequency of the serial data with an oscillation frequency of the voltage-controlled oscillator circuit to match the oscillation frequency of the voltage-controlled oscillator circuit with the frequency of the serial data, the frequency control circuit including an edge count determination circuit for determining the number of rising edges in serial data within a period of the one symbol produced by the voltage-controlled oscillator circuit to be zero, one, or a different number, and a timer for outputting a timer signal at a predetermined time interval, the timer being reset when the number of rising edges is zero or when the frequency control circuit is disabled, wherein the frequency control circuit decreases the oscillation frequency of the voltage-controlled oscillator circuit if the number of rising edges is zero and increases the frequency of the voltage-controlled oscillator circuit if the timer signal is output from the timer;
• a charge pump for receiving an output signal of the frequency control circuit and outputting a current pulse to the loop filter;
• and
• a mode switching circuit for enabling the frequency control circuit while disabling the phase comparison circuit when a frequency comparison mode request signal is received from the phase comparison circuit, and for, when it is detected that a situation where the number of rising edges is one has occurred a predetermined number of consecutive times or more, determining that the output frequency of the voltage-controlled oscillator circuit is in a capture range of the phase comparison loop, thereby disabling the frequency control circuit while enabling the phase comparison circuit.

A clock extraction circuit for extracting a clock from a serially-transferred signal, wherein the serially-transferred signal is a signal obtained by serially transferring, in an alternate and periodic manner, one symbol of serial digital data obtained by encoding first information and a pulse-width-modulated signal, wherein the pulse-width-modulated signal is obtained by encoding second information so that the encoded data has a difference from the one symbol of serial digital data and by performing pulse width modulation with a period that is n times a pulse width of digital data forming the one symbol of serial digital data so that there is only one rising edge or falling edge within the one symbol, with the rising edge or the falling edge being located at a specified position from a frame edge of the one symbol, the clock extraction circuit comprising:

• a voltage-controlled oscillator;
• a phase comparator for outputting a phase difference signal according to a phase difference between an input data string and an output signal from the voltage-controlled oscillator;
• a frequency comparator for outputting a frequency difference signal according to a frequency difference between the input data string and an output signal from the voltage-controlled oscillator;
• and
• a mode switching circuit for selecting the phase difference signal or the frequency difference signal,
• the frequency difference comparator comprising:
• an edge count determination circuit for determining that the number of input data edges is zero or one in one symbol period of the output signal from the voltage-controlled oscillator and outputting an edge count determination signal according to the determination result;
• a timer for outputting a timer signal at a predetermined time interval, the timer being reset when the number of edges is zero and the phase difference signal is selected;
• and
• a frequency control circuit for controlling an oscillation frequency of the voltage-controlled oscillator based on the edge count determination signal and the timer signal, wherein:
• the predetermined time interval of the timer is longer than a time interval at which the subordinate information is transferred;
• the frequency control circuit decreases the oscillation frequency of the voltage controlled oscillator if the number of edges is zero, and increases the oscillation frequency of the voltage-controlled oscillator if the timer signal is output;
• the mode switching circuit selects the phase difference signal if a determination result that the number of edges is one is obtained a predetermined number of consecutive times;
• and
• the oscillation frequency of the voltage-controlled oscillator is controlled based on the phase difference signal or the frequency difference signal selected by the mode switching circuit.