Phase interpolation circuit
AssigneeRealtek Semiconductor Corp.
InventorsChen-Chih Huang, Pao-Cheng Chiu
Life of this patent
Estimating the term…
Abstract
The invention relates to a phase-interpolation circuit and a phase-interpolation signal generating circuit applying the phase-interpolation circuit. The phase-interpolation circuit can avoid short-circuit current effectively. In addition, an inter-phase signal can be interpolated between the rising edge and the falling edge of the clock pulse. The phase-interpolation signal generating device can generate multiphase clock signals which not only have linearly distributed phases but also maintain good 50% duty cycle of the multiphase clock signals.
Claims21
A phase-interpolation circuit for outputting a third clock signal according to a first clock signal and a second clock signal, the circuit comprising:
- a first inverter for receiving the first clock signal;
- a second inverter for receiving the second clock signal, wherein an output end of the second inverter is coupled to an output end of the first inverter to form a common output end to output the third clock signal;
- a first controlled switch coupled to the first inverter, the second inverter, and a power source, wherein the first controlled switch is “off” when the first clock signal is in a first state, and is “on” when the first clock signal is in a second state;
- and
- a second controlled switch coupled to the first inverter, the second inverter, and ground, wherein the second controlled switch is “on” when the first clock signal is in the first state, and is “off” when the first clock signal is in the second state;
- wherein the phase of the third clock signal is determined by the phase of the first clock signal and the second clock signal;
- and
- wherein the first controlled switch and the second controlled switch serve to avoid a short-circuit current of the phase-interpolation circuit.
A phase-interpolation circuit for outputting a third clock signal according to a first clock signal and a second clock signal, the circuit comprising:
- a first inverter for receiving the first clock signal;
- a second inverter for receiving the second clock signal, wherein an output end of the second inverter is coupled to an output end of the first inverter to form a common output end to output the third clock signal;
- a first controlled switch coupled to the first inverter, the second inverter, and a power source, wherein the first controlled switch is “off” when the first clock signal is in a first state, and is “on” when the first clock signal is in a second state;
- and
- a second controlled switch coupled to the first inverter, the second inverter, and ground, wherein the second controlled switch being is “on” when the first clock signal is in the first state, and is “off” when the first clock signal is in the second state;
- wherein the first controlled switch and the second controlled switch are to avoid a short-circuit current of the phase-interpolation circuit.
A phase-interpolation circuit for outputting a third clock signal according to a first clock signal and a second clock signal, the circuit comprising:
- a first inverter for receiving the first clock signal;
- a second inverter for receiving the second clock signal, wherein an output end of the second inverter is coupled to an output end of the first inverter to form a common output end to output the third clock signal;
- a first controlled switch coupled to the first inverter, the second inverter, and a power source;
- and
- a second controlled switch coupled to the first inverter, the second inverter, and a ground;
- wherein the first controlled switch is turned “off” and the second controlled switch is turned “on” when the first clock signal is in a first state, and the first controlled switch is turned “on” and the second controlled switch is turned “off” when the first clock signal is in a second state.
Dependencies are inferred from the claim text.