Apparatus and method for verifying an integrated circuit pattern
AssigneeKabushiki Kaisha Toshiba
InventorsTakeshi Ito, Takahiro Ikeda, Koji Hashimoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeKabushiki Kaisha Toshiba
InventorsTakeshi Ito, Takahiro Ikeda, Koji Hashimoto
Estimating the term…
A first generator section generates a tolerance data corresponding to a target pattern set based on a design data of a semiconductor device. A second generator section generates an image data of a semi-conductor device pattern formed based on the target pattern. An extraction section extracts a contour data of the pattern from the image data supplied from the second generator section. A data synthesizing section is supplied with the tolerance data supplied from the second generator section and the contour data supplied from the extraction section. The data synthesizing section overlaps the tolerance data with the contour data.
An apparatus for verifying an integrated circuit pattern comprising:
A method of verifying an integrated circuit pattern comprising:
A method of manufacturing a semiconductor device, comprising:
Dependencies are inferred from the claim text.