Method, system, and program product for controlling test data of a logic built-in self-test of an integrated circuit
AssigneeInternational Business Machines Corporation
InventorsMarvin J. Rich, Jay R. Herring
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsMarvin J. Rich, Jay R. Herring
Estimating the term…
A method of controlling test data with a boundary latch module having a plurality of latches to facilitate logic built-in self-testing of an integrated circuit (IC) is provided which includes providing a plurality of selection devices for selecting initialization data to store in the plurality of latches of the IC's boundary latch module. The initialization data is selected from a plurality of scan paths of the integrated circuit, and the initialization data from at least one of the latches is provided as input to a logic circuit of the IC or output of the IC. In another aspect, the method includes selecting a datum from an external input or test-pattern generator of the integrated circuit for capture in at least one of the latches and input to a multiple-input signature register, which stores a signature of the integrated circuit resulting from the logic built-in self-testing.
A method of controlling test data with a boundary latch module having a plurality of latches to facilitate testing an external signal path of an integrated circuit concurrently with logic built-in self testing of the integrated circuit, the method comprising:
A system for controlling test data with a boundary latch module having a plurality of latches to facilitate testing an external signal path of an integrated circuit concurrently with logic built-in self testing of the integrated circuit, the system comprising:
At least one program storage device readable by a machine embodying at least one program of instructions executable by the machine to perform a method of controlling test data with a boundary latch module having a plurality of latches to facilitate testing an external signal path of an integrated circuit concurrently with logic built-in self testing of the integrated circuit, the method comprising:
Dependencies are inferred from the claim text.