System and method for designing and optimizing the memory of an embedded processing system
AssigneeSTMicroelectronics S.r.l.
InventorVidyabhusan Gupta
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorVidyabhusan Gupta
Estimating the term…
There is disclosed an apparatus for designing and optimizing a memory for use in an embedded processing system. The apparatus comprises: 1) a simulation controller for simulating execution of a test program to be executed by the embedded processing system; 2) a memory access monitor for monitoring memory accesses to a simulated memory space during the simulated execution of the test program, wherein the memory access monitor generates memory usage statistical data associated with the monitored memory accesses; and 3) a memory optimization controller for comparing the memory usage statistical data and one or more predetermined design criteria associated with the embedded processing system and, in response to the comparison, determining at least one memory configuration capable of satisfying the one or more predetermined design criteria.
An apparatus for designing a memory configuration for use in an embedded processing system, the apparatus comprising:
A method of designing a memory configuration for use in an embedded processing system, the method comprising the steps of:
For use in a processing system, a computer-readable storage medium containing computer-executable instructions for designing a memory configuration for use in an embedded processing system, the computer-executable instructions comprising the steps of:
Dependencies are inferred from the claim text.