Ferroelectric memory device and method of manufacture of same
AssigneeOki Electric Industry Co., Ltd.
InventorKazuhide Abe
Life of this patent
Estimating the term…
Abstract
A ferroelectric memory device has a lower insulating film formed on a semiconductor substrate. A ferroelectric capacitor structure is formed on the lower insulating film. The ferroelectric capacitor structure is created by layering in order a lower electrode, ferroelectric layer and upper electrode. The ferroelectric memory device also has an upper insulating film which covers the ferroelectric capacitor structure. A wiring layer is formed over the upper insulating film. An aluminum oxide film of thickness 5 to 50 nm is formed so as to cover the wiring layer and upper insulating film.
Claims8
A ferroelectric memory device, comprising:
- a semiconductor substrate, on which are provided a plurality of elements, each said element including a memory cell element and a plurality of logic circuit elements;
- a lower insulating film provided on said semiconductor substrate;
- a ferroelectric capacitor structure provided on said lower insulating film, and being formed by layering, in order, a lower electrode, a ferroelectric layer, and an upper electrode;
- an upper insulating film, which covers said lower insulating film and said ferroelectric capacitor structure;
- a wiring layer, which extends over said upper insulating film, and is electrically connected to said ferroelectric capacitor structure, said memory cell element, and said logic circuit elements;
- and,
- a barrier film which directly and without interruption covers a side face and an upper face of said wiring layer, and directly and without interruption covers an upper face of said upper insulating film.
A ferroelectric memory device comprising:
- a semiconductor substrate, on which are provided a plurality of elements, each including a memory cell element and a plurality of logic circuit elements;
- a lower insulating film provided on said semiconductor substrate;
- a lower hydrogen barrier film provided on said lower insulating film;
- a ferroelectric capacitor structure provided on said lower hydrogen barrier film and formed by layering, in order, a lower electrode, a ferroelectric layer, and an upper electrode;
- an upper insulating film which covers said ferroelectric capacitor structure;
- a wiring layer which extends over said upper insulating film, and is electrically connected to said ferroelectric capacitor structure, said memory cell element, and said logic circuit elements;
- and,
- an upper hydrogen barrier film which directly and without interruption covers a side face and an upper face of said wiring layer, and directly and without interruption covers an upper face of said upper insulating film.
A ferroelectric memory device comprising:
- a semiconductor substrate, including a memory cell array region in which are provided a plurality of memory cell elements and a logic circuit region in which are provided a plurality of logic circuit elements;
- a lower insulating film, provided in said memory cell array region and in said logic circuit region on said semiconductor substrate;
- a lower hydrogen barrier film provided on said lower insulating film;
- a ferroelectric capacitor structure, provided within said memory cell array region on said lower hydrogen barrier film, and formed by layering, in order, a lower electrode, a ferroelectric layer, and an upper electrode;
- an upper insulating film which covers said lower insulating film and said ferroelectric capacitor structure, and is provided in said memory cell array region and in said logic circuit region, said upper insulating film having a trench portion extending inside and along scribe lines;
- a wiring layer which extends over said upper insulating film, and fills up contact holes extending from a surface of said upper insulating film to said ferroelectric capacitor structure;
- and,
- an upper hydrogen barrier film which covers said wiring layer and said upper insulating film, said upper hydrogen barrier film filling up said trench portion.
Dependencies are inferred from the claim text.