Back to results
US 7,402,879 B2Granted
Layered magnetic structures having improved surface planarity for bit material deposition
AssigneeMicron Technology, Inc.
InventorsDonald L. Yates, Joel A. Drewes
Life of this patent
Estimating the term…
Abstract
The present invention provides a method of fabricating a portion of a memory cell, the method comprising providing a first conductor in a trench which is provided in an insulating layer and flattening an upper surface of the insulating layer and the first conductor, forming a material layer over the flattened upper surface of the insulating layer and the first conductor and flattening an upper portion of the material layer while leaving intact a lower portion of the material layer over the insulating layer and the first conductor.
Claims6
A magnetic random access memory structure comprising:
- an insulating layer provided over a semiconductor substrate;
- a plurality of barrier layers provided over said insulating layer;
- a plurality of conductive lines, wherein each of said plurality of conductive lines is formed over a respective barrier layer;
- a planarized conductive material layer formed over and in contact with top surfaces of both said conductive lines and said barrier layers, said planarized conductive material layer being substantially elevationally even with said top surface of said respective barrier layer;
- respective first magnetic layers on said conductive material layer;
- and
- respective second magnetic layers on said first magnetic layers.
4 more elements
Dependencies are inferred from the claim text.