Methods for minimizing mask undercuts and notches for plasma processing system
AssigneeLam Research Corporation
InventorsTamarak Pandhumsoporn, Alferd Cofer, William Bosch
Life of this patent
Estimating the term…
Loading patent…
AssigneeLam Research Corporation
InventorsTamarak Pandhumsoporn, Alferd Cofer, William Bosch
Estimating the term…
A method for etching silicon layer of a substrate, which is deposited on a bottom electrode in a plasma processing chamber. The method includes performing a main etch step until at least 70 percent of silicon layer is etched. The method further includes an overetch step, which includes a first, second, and third process steps. The first process step employs a first process recipe, the second process step employs a second process recipe, and the third process step employs a third process recipe. The second process recipe employs a second bottom bias voltage level applied to the bottom electrode which is higher than the first bottom bias voltage level employs in the first process recipe and the third bottom bias voltage level employs in the third process recipe. The first, second, and third process steps are alternated a plurality of times until silicon layer is etched through.
In a plasma processing chamber, a method for etching a substrate having thereon a silicon layer, said plasma processing chamber having a bottom electrode, said substrate being disposed on said bottom electrode during said etching, comprising:
In a plasma processing chamber, a method for etching a substrate having thereon a silicon layer, said plasma processing chamber having a bottom electrode, said substrate being disposed on said bottom electrode during said etching, comprising:
Dependencies are inferred from the claim text.