Method for damascene process
AssigneeSamsung Electronics Co., Ltd.
InventorsJeong-Hoon Ahn, Kyung-Tae Lee, Yoon-Hae Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsJeong-Hoon Ahn, Kyung-Tae Lee, Yoon-Hae Kim
Estimating the term…
Disclosed are methods for carrying out a damascene process in semiconductor fabrication including the steps of: forming an intermetal dielectric film on a semiconductor substrate; patterning the intermetal dielectric film and forming an intermetal dielectric pattern comprising at least two layers of different chemical compositions that includes at least an opening penetrating the intermetal dielectric film; forming a conductive film to fill the opening on the intermetal dielectric pattern; and etching the conductive film by means of a chemical/mechanical polishing operation until exposing an upper face of the intermetal dielectric pattern and the top of the filled opening so as to form a conductive pattern. An etching process is then performed to selectively remove an upper portion of the intermetal dielectric pattern. Because the intermetal dielectric film is variable in chemical composition according to different constituent layers, the upper portion of the intermetal dielectric pattern can be selectively removed by using a chemical etching composition that demonstrates etching selectivity relative to the different layers of the intermetal dielectric film.
A method for carrying out a damascene process in semiconductor fabrication, comprising the sequential steps of:
A method for carrying out a damascene process in semiconductor fabrication, comprising the sequential steps of:
A method for carrying out a damascene process in semiconductor fabrication, comprising the sequential steps of:
Dependencies are inferred from the claim text.